Most computer chips today have anywhere from four to 10 separate cores, or processing units, which can work in parallel, increasing the chips’ efficiency. But the chips of the future are likely to have hundreds or even thousands of cores.For chip designers, predicting how these massively multicore chips will behave is no easy task. Software simulations work up to a point, but more accurate simulations typically require hardware models — programmable chips that can be reconfigured to mimic the behavior of multicore chips.At the IEEE International Symposium on Performance Analysis of Systems and Software earlier this month, researchers from MIT’s Computer Science and Artificial Intelligence Laboratory (CSAIL) presented a new method for improving the efficiency of hardware simulations of multicore chips. Unlike competing methods, it guarantees that the simulator won’t go into “deadlock” — a state in which cores get stuck waiting for each other to relinquish system resources, such...
- More chip cores can mean slower supercomputing, Sandia simulation showsWed, 14 Jan 2009, 13:08:10 EST
- New hardware boosts communication speed on multi-core chipsMon, 31 Jan 2011, 11:23:03 EST
- Computer hardware 'guardians' protect users from undiscovered bugsWed, 1 Oct 2008, 17:49:45 EDT
- New bandwidth management techniques boost operating efficiency in multi-core chipsWed, 25 May 2011, 13:38:51 EDT
- Breakthrough in photonic chip research paves way for ultrafast information sharingThu, 4 Aug 2011, 15:37:04 EDT