Fujitsu Develops Power-Saving CMOS Technology for 32nm-Generation and Beyond
Tuesday, December 16, 2008 - 16:14
in Physics & Chemistry
(PhysOrg.com) -- Fujitsu Laboratories announced today the development of power-saving CMOS technology for logic LSI chips for 32 nanometer- (32nm-) generation and beyond. The new technology enables employment of a specific silicon crystal surface, which previously had not been applied in silicon substrates due to the crystal surface's conventionally low performance in the past, by improving its performance.