Chemists, engineers achieve world record with high-speed graphene transistors
Friday, September 3, 2010 - 15:35
in Mathematics & Economics
Researchers have developed a new fabrication process for high-speed graphene transistors using a nanowire as the self-aligned gate. This new technique does not produce any appreciable defects in the graphene during fabrication, so the carrier mobility is retained. Also, by using a self-aligned approach with a nanowire as the gate, the group was able to overcome alignment difficulties previously encountered and fabricate short channel devices with unprecedented performance.
Read the whole article on Science Daily
More from Science Daily
Related
- UCLA chemists, engineers achieve world record with high-speed graphene transistorsFri, 3 Sep 2010, 9:09:15 EDT
- UCLA team reports scalable fabrication of self-aligned graphene transistors, circuitsFri, 17 Jun 2011, 15:34:04 EDT
- New graphene fabrication method uses silicon carbide templates to create desired growthTue, 5 Oct 2010, 12:34:15 EDT
- Self-assembled nanowires could make chips smaller and fasterMon, 20 Apr 2009, 13:56:35 EDT
- Penn scientists demonstrate potential of graphene films as next-generation transistorsThu, 31 Jul 2008, 9:28:59 EDT