Cracking a tough nut for the semiconductor industry

Related images
(click to enlarge)

NIST

Researchers at the National Institute of Standards and Technology (NIST) have developed a method to measure the toughness—the resistance to fracture—of the thin insulating films that play a critical role in high-performance integrated circuits. The new technique could help improve the reliability and manufacturability of ICs and, better yet, it’s one that state-of-the-art microelectronics manufacturers can use with equipment they already own. At issue is the mechanical strength of so-called “low-k” dielectric layers—electrically insulating films only a couple of micrometers thick that are interleaved between layers of conductors and components in microprocessor chips and other high-performance semiconductor devices. As IC features like transistors have gotten ever smaller and crammed more closely together, designers are preventing electrical interference or “cross-talk” by making the insulating films more and more porous with nanoscale voids—but this has made them more fragile. Brittle fracture failure of low-k insulating films remains a problem for the industry, affecting both manufacturing yields and device reliability. To date, there has been no accurate method to measure the fracture resistance of such films, which makes it difficult to design improved dielectrics.

NIST researchers believe they have found an answer to the measurement problem in a new adaptation of a materials test technique called nanoindentation. Nanoindentation works by pressing a sharp, hard object—a diamond tip—and observing how much pressure it takes to deform the material. For roughly 20 years, researchers have known how to measure elasticity and plasticity—the forces needed to bend a material either temporarily or permanently—of materials at very small scales with nanoindenters. But toughness, the force needed to actually break the material, has been, well, tougher. Thin films were particularly problematic because they necessarily must be layered on top of another stronger material, such as a silicon wafer.

The new NIST technique requires a slight modification of the nanoindentation equipment—the probe has to have a sharper, more acute point than normally used—and a hefty dose of theory. Pressing carefully on the dielectric film generates cracks as small as 300 nanometers, which are measured by electron microscopy. Just how the cracks form depends on a complex interaction involving indentation force, film thickness, film stress and the elastic properties of the film and the silicon substrate. These variables are plugged into a new fracture mechanics model that predicts not only the fracture toughness but also another key value, the critical film thickness for spontaneous fracture.

Using this methodology, device manufacturers will be able to eliminate some candidate interconnect dielectric films from consideration without further expensive device testing. The measurement technique and model were published in a two-part series in the Journal of Materials Research.*

Source: National Institute of Standards and Technology (NIST)